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Nanostructured silicon is a promising material for thermoelectric conversion, because the thermal
conductivity in silicon nanostructures can be strongly reduced with respect to that of bulk materials.
We present thermal conductivity measurements, performed with the 3ω technique, of suspended
monocrystalline silicon thin films (nanomembranes or nanoribbons) with smooth and rough surfaces.
We find evidence for a significant effect of surface roughness on phonon propagation: the measured
thermal conductivity for the rough structures is well below that predicted by theoretical models
which take into account diffusive scattering on the nanostructure walls. Conversely, the electrical
conductivity appears to be substantially unaffected by surface roughness: the measured resistance of
smooth and rough nanostructures are comparable, if we take into account the geometrical factors.
Nanomembranes are more easily integrable in large area devices with respect to nanowires and
are mechanically stronger and able to handle much larger electrical currents (thus enabling the
fabrication of thermoelectric devices that can supply higher power levels with respect to current
existing solutions).
I. INTRODUCTION
In the last years, significant research effort has been de-
voted to the investigation of thermal transport in nanos-
tructures, such as silicon nanowires[1–3]. It has been
found that their thermal conductivity kt is often rather
small, because phonon propagation is suppressed by scat-
tering on the nanowire surfaces. As demonstrated by sev-
eral experimental investigations[4–7], and confirmed by
theoretical considerations[8–10], rough surfaces do sup-
press phonon conduction: values of thermal conductiv-
ity down by two orders of magnitude with respect to
that of bulk silicon can in principle be achieved. The
key point is that, in order to achieve satisfactory op-
eration of thermoelectric devices, the electrical conduc-
tivity must instead be minimally affected by surface
roughness. Suppression of thermal conductivity while
keeping a good electrical conductivity opens up inter-
esting opportunities in the field of energy harvesting, be-
cause a high thermoelectric conversion efficiency could
be achieved with a material, such as silicon, abundant
on the Earth’s crust and biocompatible. Since single
nanostructures can handle only a limited amount of cur-
rent, a thermoelectric generator (TG) useful for practi-
cal applications must consist in a large collection of in-
terconnected nanostructures[11–13]. Silicon nanomem-
branes and nanoribbons, with one dimension th (thick-
ness) much smaller than the other (width W ) represent
an interesting alternative to nanowires, since a very large
number of them can be packed in parallel[14] with the
larger side W perpendicular to the surface. Although the
nanomembrane approach is promising for practical TGs,
it is expected that the thermal conductivity suppression
with decreasing nanomembrane thickness th could be less
effective than in nanowires[15]. Our study is aimed at un-
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derstanding how far surface roughness can go in reducing
thermal conductivity of nanomembranes.
We developed a process for the fabrication of sus-
pended silicon nanoribbons, together with contacts for
the in-plane electrical characterization and a heater for
3ω in-plane thermal transport characterization. We mea-
sured the electrical and thermal transport of smooth
nanoribbons, and compared them with that of rough
ones. Roughness was characterized by means of AFM
imaging. Thermal conductivity measurements are com-
pared with simple theoretical models, based on the as-
sumption of fully diffusive phonon scattering on the
nanomembrane walls. A strong reduction of the ther-
mal conductivity in thin nanomembranes, with respect
to that predicted by diffusive models, is demonstrated.
Specific models for the phonon propagation in rough
nanomembranes, which demonstrates these experimental
results, still need to be developed.
II. DEVICE FABRICATION
The left panel of Fig. 1 shows a SEM image of a typ-
ical device, made up of an array of suspended thin sili-
con membranes, arranged in a double comb configuration
with a central silicon body. On this silicon body, a metal
(gold) strip is the heater for the 3ω thermal conductiv-
ity measurement. The resistance of this metal strip can
be measured by means of leads arranged in a four con-
tact configuration. Another couple of contacts allow the
measurement of the electrical conductivity of the silicon
nanomembranes. The device has been fabricated on the
top silicon layer of a Silicon On Insulator substrate. The
top silicon layer is 260 nm thick, the buried oxide layer is
1 µm thick and the total substrate thickness is 0.5 mm.
The process is similar to that already used for the fab-
rication of silicon nanowire devices[16–18], and is based
on electron beam lithography[19] and silicon anisotropic
etching. An eventual thinning of the top silicon layer
is performed by dry oxidation and BHF etching. The
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FIG. 1. SEM images of the suspended nanomembranes, used for the thermal and the electrical transport investigations.
thicknesses have been measured from Atomic Force Mi-
croscopy (AFM) images, taken during the process steps.
The process steps can be summarized as follows.
1) A 40 nm thick SiO2 layer is grown on the top silicon
layer.
2) Electron beam lithography is used for the definition
of trenches in the top SiO2 layer, with the deposition of
PMMA resist, e-beam exposure, development, and SiO2
etching by means of Buffered HF (BHF). In this step,
the comb geometry is defined in the top SiO2 layer. Af-
ter BHF etching, the thickness of the top SiO2 layer has
been measured, with a result around 40 nm for all the
fabricated samples.
3) KOH etching has then been used for transferring this
pattern to the top silicon layer. After this step, AFM
imaging has been performed for the measurement of the
thickness of the top silicon plus the top SiO2 layer.
Therefore, the top silicon layer thickness has been ob-
tained by subtracting the SiO2 thickness, measured be-
fore the KOH etching, as KOH has practically no effect
on SiO2. A final nanomembrane thickness of 240 nm
has been measured, if the process is performed on the
substrate with a top silicon layer 260 nm thick. Dif-
ferent thicknesses (see the measurement results) have
been achieved by thinning the substrate through oxida-
tion/BHF etch before the first lithographic step.
4) Then the top silicon dioxide layer has been removed
by means of BHF etching. This etch step allows the de-
position of the metal tracks in direct contact with silicon,
without any insulating layer in between.
5) An e-beam lithography step has then been performed
on a PMMA double layer, and then a metal layer, consist-
ing of 10 nm of Chromium for adhesion and of of 80 nm
of Gold, has been deposited by means of thermal evapo-
ration. Metal lift off has been performed in hot acetone.
This lithographic step has been carefully aligned with the
comb structure underneath, so that the metal track has
been positioned exactly on the silicon body in the middle
of the device.
6) The nanomembranes (both the comb and the central
body) have been suspended by underetching the buried
oxide by means of BHF. The final device is shown in
Fig. 2, together with a sketch of the suspended struc-
tures.
The sketch, drawn on the SEM photo, illustrates the pur-
pose of each contact. The contacts at the sides of the
comb are used for the measurement of the overall electri-
cal conductivity of the nanoribbons. The four contacts
are used for the precise measurement of the resistance
of the metal strip fabricated in the middle of the comb.
The nanomembrane roughening is performed after the
definition of the metal track, but before the suspension
of the nanomembranes by means of SiO2 underetching:
nanomembranes are very delicate, and any attempt at
roughening suspended nanostructures has resulted in a
very low yield in terms of final number of working de-
vices.
A rough surface has been achieved by soaking the sam-
ple in a solution with hydrofluoric acid and silver ni-
trate; this technique has been already used by Lim[4] and
coworkers for roughening silicon nanowires. The SEM
image of Fig. 3 shows silver nanoparticles, deposited on
the surface of a nanomembrane by soaking the sample
in a solution AgNO3/HF 0.01/5.1 mol for 60 s. Silver is
reduced, withdrawing an electron from silicon (i.e. in-
jecting a hole), so that it precipitates, aggregating in
nanoparticles on the silicon surface. The reduced sili-
con is etched by the hydrofluoric acid. Therefore, a lo-
cal etching of silicon occurs under the silver nanoparti-
cles. This mechanism is not fully understood yet, even
if it is the basis of the Metal Assisted Chemical Etching
(MaCE) technique, largely used for the fabrication of sil-
icon nanowires perpendicular to a silicon substrate[20].
We use this MaCE technique to produce shallow holes
that are randomly distributed on the silicon surface. Af-
ter the etch step, the silver nanoparticles have been re-
moved by soaking the sample in HNO3: H2O 1:5 for 2 m.
The result is a very rough surface, as visible in the SEM
image in the bottom panel of Fig. 3. The I−V character-
istic of the silicon nanoribbons has been measured before
and after the roughening process, through the contacts
placed at the sides of the comb, as shown in Fig. 2. In
this way, the relationship between the electrical conduc-
tivity before and after roughening has been established.
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FIG. 2. Left panel: SEM image of the device. The sketches drawn on the image illustrate the measurement procedure. The
two contacts at the sides of the comb are used for the measurement of the electrical resistance of the nanoribbons.The other
four contacts are instead used for the precise measurement of the resistance of the metal strip fabricated at the middle of the
comb. Right panel: sketch of the device, showing the suspended nanomembranes and the central part with the fabricated metal
strip (heater). Thermal transport and electrical transport can be investigated in the plane of the silicon nanomembranes.
500 nm
500 nm
FIG. 3. Top image: SEM image of a silicon nanoribbon,
covered by Silver nanoparticles after the MACE step. Bottom
image: SEM image of a silicon nanoribbon, once the Silver
nanoparticles have been removed by means of HNO3 etching;
the surface appears to be very rough.
.
An important quantity that must be determined for the
evaluation both of the electrical and of the thermal con-
ductivity is the final thickness of the silicon nanomem-
branes. The roughening process leaves a chaotic pattern
on the silicon surface, but it also removes a small amount
of silicon, thus reducing the thichness of the nanoribbons.
As HF etches the SiO2 buried layer, a direct measure-
ment of the final thickness of the nanomembranes, after
the roughening process, is not possible. Therefore, the
thickness has been measured using the gold metal tracks
as a reference, because gold is substantially unaffected
by the etching processes. The thickness of the metal
tracks, with respect to the silicon, has been measured by
means of AFM imaging before and after the roughening
process. The difference between the two measurements
corresponds to the amount of silicon that has been re-
moved. Due to the roughness of the silicon surface, an
average thickness has been obtained by averaging over
areas of several square microns.
The thermal conductivity is evaluated with the 3ω
technique, exploiting the metal structure fabricated in
the middle of the double comb both as a heater and
as a temperature sensor. A sinusoidal electrical cur-
rent is injected into the metal track through two of the
four available contacts. The heat generated as a result
of the Joule effect can be dissipated only through the
nanomembranes in the direction of their plane, because
they are suspended. The voltage is measured through
the other two available contacts (four-probe configura-
tion), and the amplitude of the third harmonic is ex-
tracted by means of a lock-in amplifier (see the sketch on
the SEM image of Fig. 2). As it has been demonstrated
in several applications, the amplitude of the third har-
monic is related to the thermal dissipation[21–23], which
in our case is due to the thermal conductivity in the film
plane. For the proper application of the 3ω technique it
is essential to choose the correct model for data reduc-
tion. Although an analytical model has been developed
for 2D structures[23] (thin membranes), in our case we
have fitted the data by means of an approach based on
FEM (Finite Element Method) simulations that we have
developed [24], using the thermal conductivity as a fit-
ting parameter. The simulation takes into account the
thermoelectric transport in the metal and in the silicon
nanostructures, considering the measured electrical con-
ductivities.
III. THERMAL AND ELECTRICAL
CONDUCTIVITIES
In Fig. 4 the results of the measured thermal conduc-
tivity of smooth and rough silicon nanomembranes are
shown. On the same plot, the thermal conductivity pre-
dicted by means of a theoretical model is also reported
for comparison purposes. The theoretical evaluation of
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FIG. 4. Comparison between a theoretical model (see text) for thermal conductivity in nanomembranes and nanowires and our
experimental results.
the thermal conductivity kt has been performed follow-
ing the Callaway-Holland formalism[25, 26], in the vision
developed by Asen-Palmer[27] and, in particular, from
the expression by Morelli et al.[28]:
kt =
1
3
1
2pi2
k4T 3
h¯3vs
∫ Tθ
T
0
τ(x)
x4ex
(ex − 1)2 dx (1)
where Tθ is the Debye temperature, h¯ is the reduced
Planck constant, T is the absolute temperature, k is
the Boltzmann constant, x = h¯ω/kT , and τ(x) is the
relaxation time. Both the contribution of kLt due to
the longitudinal mode and that of kTt due to the trans-
verse phonon modes have been evaluated taking into ac-
count the proper parameters, for example considering
TLθ = 586 K and T
T
θ = 240 K for the Debye temperatures
of the longitudinal and transverse phonons, respectively.
The two contributions have then been combined to derive
the total thermal conductivity: kt = k
l
t + k
t
t.
In the evaluation of the relaxation time τ(ω), we have
taken into account the contribution of different scattering
processes, combining them by means of Matiessen’s rule.
The relaxation times τN (ω), relative to the phonon-
phonon normal scattering, τU (ω), relative to the phonon
umklapp scattering and τI(ω), relative to the isotope
scattering, have been evaluated using the parameters re-
ported by Morelli et al. [28] for the longitudinal and the
transverse phonon modes. Several models have been de-
veloped in the literature for the inclusion of the phonon
boundary scattering, which is a phenomenon of funda-
mental importance for the accurate evaluation of the
thermal conductivity in nanostructures. In our model
we have considered completely diffusive boundary scat-
tering, so that the resulting thermal conductivity is the
one corresponding to the so-called Casimir limit. In or-
der to include also the contribution from boundary scat-
tering, we followed an approach similar to the one pro-
posed by Sondheimer[29] for the electrical conduction in
thin metal films, based on the solution of the Boltzmann
transport equation. For the present work, we have used
the simpler solution developed by Turney et al.[30] for
phonon transport in thin silicon layers with a width much
greater than the thickness th. Following this model, at
first a preliminary relaxation time τ
′
(ω) has been com-
puted with Mathiessen’s rule, including all the scattering
phenomena, but the phonon boundary scattering. Then,
the total relaxation time has been evaluated as (see the
paper by Turney et al.[30], with the probability of ther-
malised boundary scattering p = 1):
τ(ω) = τ
′
(ω)
(
1− 1
δ
)(
1− e−δ) (2)
where δ = th/vsτ
′
(ω) (vs is v
L
s for longitudinal and v
T
s
for transverse phonon).
In Fig. 4 the continuous line represents the thus com-
puted thermal conductivity kt as a function of the thick-
ness th, for a silicon nanoribbon 1 µm wide, which is a
width comparable to that of our devices. It is possible to
see that with the adopted model kt exhibits a moderate
dependence on the thickness of the nanoribbon, because
the mean free path λ for boundary scattering is mainly
determined by the nanoribbon width rather than the
thickness, as already reported by Wang and Mingo[31].
The experimental value reported at the top right of Fig. 4
has been obtained on a 240 nm thick smooth nanoribbon,
and it appears to be in good agreement with the theo-
retical prediction. Indeed at the end of the fabrication
process the nanoribbons are very smooth if the rough-
ening step has not been performed. The oxidation step
used for the definition of the mask for silicon etching pre-
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FIG. 5. Left panel: AFM image of the surface after the roughening process. Right panel: two-dimensional autocorrelation
function of the surface roughness.
serves the smoothness of the surface, while reducing the
thickness of the nanoribbons, whose final value is 240 nm
(from AFM measurements).
The thermal conductivity undergoes a dramatic change
if the roughening process (described in the previous Sec-
tion) is performed. The AFM image in the left panel
of Figure 5 shows the surface after the roughening pro-
cess. In the right panel we report the two-dimensional
autocorrelation function of the same image, from which
the main characteristics of the roughness can be derived.
In particular, the autocorrelation function has been fit-
ted with a gaussian: g(r) = σ2 e−
r2
L2 , where σ is the
standard deviation with respect to the average value of
the surface and L is the autocorrelation parameter. For
the sample shown in Fig. 5 we achieved σ2 = 17 nm2
and L = 42 nm. Part of the silicon is etched during the
roughening process, therefore at the end the final thick-
ness of the nanomembranes is reduced: the final thickness
is measured by means of AFM imaging, as explained in
the previous section.
For a final thickness of 200 nm we report the values
of the thermal conductivity for two different values of
the roughness variance: while for σ2 = 13 nm2 we get
99 W/(m K), for σ2 = 19 nm2 kt is reduced down to
74 W/(m K). As the thickness is decreased we observe,
for similar values of the roughness, a sharp decrease of
the thermal conductivity, down to 17 W/(m K) for th =
120 nm. This is analogous to what has been measured[1–
7] and theoretically predicted[8–10] for silicon nanowires.
It must be noted that the roughening step must be per-
formed before the underetch of the buried oxide, which is
needed to achieve the suspension of the nanomembranes.
Therefore, we cannot measure the thermal conductivity
before and after the roughening process, and the values
reported in Fig. 4 have been obtained on different sam-
ples.
The electrical resistance has been measured through the
electrical contacts fabricated at the sides of the sus-
pended nanoribbons (see Fig. 1). The top silicon layer
has an uniform doping of 5 × 1018 cm−3. We report,
as a typical example, the resistance of the sample with
smooth nanoribbons 240 nm thick: the resistance was
R = 246.49 Ω. For the rough sample, with nanoribbons
120 nm thick, we measured an the electrical resistance
of R = 110.35 Ω: this is compatible with the final thick-
ness of the sample (120 nm), and with the slight reduc-
tion of the nanoribbon width as a consequence of silicon
etching associated with roughening. Therefore, the final
measured resistance is consistent with the variation of
the geometrical parameters (thickness and width), and
this means that the electrical conductivity is practically
unchanged. Both resistance values, taking into account
the geometrical factors, give an electrical conductivity
of 0.006 Ω−1cm−1. This value is compatible with the
nanoribbon doping.
This is a key point for future applications of the
monocrystalline nanoribbons for thermal to electrical en-
ergy conversion: the thermal conductivity is strongly re-
duced by the rough surface, while the electrical conduc-
tivity is practically unaffected.
IV. CONCLUSIONS
We have presented an application of the particular
version of the 3ω technique that we have developed for
the evaluation of the thermal conductivity of rough sus-
pended silicon nanomembranes, for which a direct ap-
plication of the commonly used analytical approxima-
tions would lead to excessive approximations. While
in the absence of significant surface roughness the re-
sults of our measurements are in agreement with theoret-
ical predictions, the introduction of roughness appears to
strongly suppress thermal conductivity, in analogy with
what has been previously observed in the literature for
silicon nanowires, while substantially leaving the elec-
trical conductivity unaffected. If confirmed, this would
make rough silicon nanoribbons quite interesting candi-
dates for silicon-based thermoelectric generators, because
of the relatively high figure of merit ZT and the current
carrying capability, which is significantly larger than that
of silicon nanowires.
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